

NeoSilicon based nanoelectromechanical information devices

Shunri Oda

**Quantum Nanoelectronics Research Center
Tokyo Institute of Technology**

Collaboration

Southampton University: H. Mizuta, Y Tsuchiya

Cambridge University: W.I. Milne

Imperial College: Z. Durrani

Hitachi: T. Shimada, T. Arai, S. Saito


Tokyo Univ. A & T: N. Koshida

Tokyo Institute of Technology: K. Uchida, T. Kodera, T. Ishikawa, T. Nagami, G. Yamahata, J Ogi

Funding



**JST-CREST, SORST
JSPS-Kakenhi**

Top-down & bottom-up Si nanoelectronics




TOP-DOWN SILICON


Structures of less than 10nm with short intervals are difficult to prepare by top-down technology.




BOTTOM-UP SILICON



Si nanodots




Si nanowires




NeoSilicon

Nanocrystalline
Si dots






10nm

SiO_2
 Si (111)





Si quantum dots with the diameter $< 10 \text{ nm}$
and strong interdot interactions




- Bandgaps are determined by nanocrystal size due to quantum effects.
- Conductivity is determined by tunneling.
- High-efficiency light emission
- High-efficiency electron emission
- Coupled quantum dots create new functions


Unique transport phenomena



Single-electron tunneling





Quantum mechanical interactions in adjacent dots




Design & fabrication of nc-Si quantum information devices for solid-state quantum computers




A variety of new applications





Ballistic electron surface emitting display



Nanoelectromechanical devices







Nanodot memory



Light-emitting devices



Outline

- Dot Assembly T. Ishikawa, Y. Nakamine
- NEMS Memory T. Nagami
- Nano-bridge Transistors J. Ogi
- Coupled Quantum Dots G. Yamahata



Fabrication of Nanocrystalline Si

Si Quantum dots formed in VHF Plasma Cell
Low-Temperature Processes




10nm

Spherical
Single crystal
covered by
natural oxide.

Single electron
devices, high
efficiency PL,
electron
emission.



Fabrication of Nanocrystalline Si



Low-temperature
crystal growth.
Plasma cell at 100°C .
Substrate unheated.



Silicon Nanocrystal Deposition: Size Control




Point: Separation of nucleation and growth

T. Ifuku *et al.*, Jpn. J. Appl. Phys. **36**, 4031 (1997).


Shunri Oda

Silicon Nanocrystal Deposition: Ar Dilution

Ar dilution enhances deposition rates.




Short SiH₄ pulse results in small dots.





Silicon Nanocrystal Deposition: Ar Dilution

VHF digital plasma process




T. Ifuku *et al.*, Jpn. J. Appl. Phys. **36**, 4031 (1997).
K. Nishiguchi *et al.*, J. Appl. Phys. **92**, 2748 (2002)



Small diameter distribution

Silicon Nanocrystal: Surface Control



Surface Properties Control

In situ Oxidation/ Nitridation



Controlled formation of tunnel barriers and proper passivation of dangling bonds.

NeoSilicon Fabrication & Integration

Local area assembly


1. D&E on wettability-controlled substrate

A. Tanaka *et al.*, Current Appl. Phys. **6**, 344-347 (2006).



2. Combined with fine alignment technology in EB lithography

Y. Kawata *et al.*, Jpn. J. Appl. Phys. **46**, 4386-4389 (2007).




Patterning
on SOI

EB Lithography
alignment


nc-Si QDs
deposition

Lift-off




NeoSilicon Fabrication & Integration

Large area assembly



1. SNDs solution → Drop & Evaporation

A. Tanaka et al., Current Appl. Phys. 6, 344-347 (2006).





2. Application of Langmuir- Blodgett method to SNDs

A. Tanaka et al., AMN-3, Wellington, New Zealand, February 11-16, 2007.

SND surface modification

- Protected from water
- Dispersed in hydrophobic sol.


Coated by HMDS
Solvent: CHCl_3




Langmuir-Blodgett method



Dispersed
In chloroform
transferring





Schematics of LB method



Problems & Solutions

- Hydrophobic and highly-volatile solvent required
→ dispersed in chloroform
- SiND is reacted with water
→ HMDS coating





Succeeded in formation of
2D array of surface modified SiND
but not the whole area of the chip

Area density $\sim 7.22 \times 10^{11}$ dots/cm²

Surface modification of Si nanocrystals



Modification by silane coupling agent (HMDS: Hexamethyldisilazane)



→ Inhomogeneous solution

Cluster size → large

Surface modification




→ Well dispersed solution

Cluster size → small
(Ideal size is 10 nm)



Large area 2D array of SiND by LB method

2D array of nc-Si dots by LB method for $5 \times 5 \mu\text{m}^2$



Optimized Si nano ink


2D array of nc-Si dots by LB method for the whole area of $10 \times 10 \text{ mm}^2$ chip



Printable Si quantum dots using nano Si ink

Printed Silicon

Thin-film transistor fabricated by printing technology




Kovio, Inc.,

Prof. T. Shimoda, JAIST


- Reduction of manufacturing cost
- Reduction of environmental load

Printing technology to assemble nano dots


Spin-coating




Inkjet-printing




Langmuir-Blodgett (LB)



Dip-coating



Dip-Pen Nanolithography



New fabrication method
New application

Dot Assembly: Summary and Conclusion

- Fabrication of monodispersed Si nano dots
- Substitutional impurity doping in Si nano dots
- 2D array of Si dots by LB and dip-coating
- Surface modification plays key roles in assembly and electron transport.
- Si nanodots in solution are promising for TFTs and photovoltaics.

P-3


P-6

P-7

P-8

NEMS integrated into Si nanodevices


Fusion of NEMS & nano CMOS / SET may lead to extended device performance and even novel functionalities.



MEMS / NEMS - MOSFET hybrid devices




Switch	Memory	Sensor
<p>Suspended-gate MOSFET</p> N. Abele et al., IEDM 2005	<p>Self-buckling FG Memory</p> Y. Tsuchiya et al., J. Appl. Phys. 100 (2006)	<p>Resonant SG MOSFET</p> F. Hassani et al., submitted to SSDM2009
	<p>SG Si Nanodot Memory</p> M. Ramirez et al., ESSDERC Fringe (2008)	<p>Vibrating body (VB) FET</p> D. Grogg et al., IEDM 2008
<ul style="list-style-type: none"> ● Abrupt switching with a subthreshold swing $S < 60 \text{ mV/dec}$ ● Very low leakage ● Power management 	<ul style="list-style-type: none"> ● Seriously non-volatile ● High-speed write/erase operation ● Conventional silicon process compatible 	<ul style="list-style-type: none"> ● Extremely high mass LOD of sub-attogram order ● Co-integration with SOI-MOSFET circuits

Si-based bistable FG nonvolatile NEMS memory






Advantages

- No charge tunneling via gate oxide
- High-speed write/erase operation
- Compatibility with conventional Si process



NEMS memory: Operation principle

①




Write/Erase (switching)

Apply positive or negative gate voltage.




②




Read state

Difference of distance between FG and substrate causes threshold voltage shift.

Test beam structure fabrication



SEM image of a beam



Naturally upward-bent bridge structure observed

→ Release of stress at Si/SiO_2 interface after undercut







Thermal oxidation

Isotropic etching



Bent upward

Electrical switching of the beam




Mechanical bistability of a self-buckling beam

Fabrication of FG with SiNDs




Diameter < 10 nm & dispersion $\pm 1\text{nm}$






T. Ifuku et al., Jpn. J. Appl. Phys. 36, 4031 (1997)

VHF pulsed plasma process: nc-Si dot deposition

Fabrication of FG with SiNDs





Self-buckling FG with SiNDs



2D simulation of NEMS memory

Finite element method multiphysics simulation


Structural mechanics + Electrostatics + Drift-diffusion




Calculating floating gate
displacement
and drain current characteristics

$$J = (-qn\mu_n \nabla \psi + qD_n \nabla n) + (-qp\mu_p \nabla \psi - qD_p \nabla p)$$


Steady state analysis of NEMS memory



Upward bent state (ON)



Downward bent state (OFF)




Electron Concentration [cm $^{-3}$]
@ $V_g = 3.75$ V



Floating gate can be switched by applying gate voltage.

Drain current changes by position of floating gate.

Simulated structures




Beam displacement and drain current characteristics



Floating gate length

— 50nm — 100nm — 250nm — 500nm — 1000nm — 1500nm

Memory property changes by scaling



Switching voltage decreases with size reduction.

Current ratio is maintained $10^5\text{--}10^6$ until $L = 100 \text{ nm}$.

Transient simulation for P/E time estimation

$$\rho \frac{\partial^2 \mathbf{u}}{\partial t^2} + \xi \frac{\partial \mathbf{u}}{\partial t} - \nabla \cdot (\mathbf{c} \nabla \mathbf{u}) = \mathbf{F}$$

Damping term



Rayleigh damping model

$$\xi = \alpha m + \beta k$$

mass damping stiffness damping

For FG length of 1 μm



- ON \rightarrow OFF : 55 nsec
- OFF \rightarrow ON : 50 nsec



Transient response and switching time

Applying pulse voltage and calculating switching response

(Assuming ideal damping factor for each structure)



Switching time decreases with size reduction.

Switching time 7 ns @ L100 nm, V_g 2.8 V

Estimation of energy consumption

Estimating energy consumption from total energy

$$E_{sum} = E_m + E_k + E_d + E_e + E_R$$

Mechanical energy

$$E_m = \int_V \frac{1}{2} \boldsymbol{\varepsilon} \cdot \boldsymbol{\sigma} dV = W \times \int_S \frac{1}{2} \boldsymbol{\varepsilon} \cdot \boldsymbol{\sigma} dS$$

σ : stress ε : strain

Kinetic energy

$$E_k = \int_V \frac{1}{2} \rho \mathbf{v}^2 dV = W \times \int_S \frac{1}{2} \rho \mathbf{v}^2 dS$$

Electrostatic energy

$$E_e = \int_V \frac{1}{2} \mathbf{E} \cdot \mathbf{D} dV = W \times \int_S \frac{1}{2} \mathbf{E} \cdot \mathbf{D} dS$$

Damping loss

$$\begin{aligned} E_d &= \int_V \int_0^t \mathbf{F}_d \cdot \mathbf{v} dt dV \\ &= W \times \int_S \int_0^t \left(\alpha \rho \mathbf{v}^2 + \beta \frac{\partial \sigma}{\partial t} \cdot \frac{\partial \varepsilon}{\partial t} \right) dt dS \end{aligned}$$

α : mass damping factor



β : stiffness damping factor

Charging loss

$$E_R = E_e(t) - E_e(0)$$

Switching energy variation by scaling

V_g 6.7 V step voltage ($L = 1 \mu\text{m}$)



Size reduction




Low energy consumption
(0.07 fJ? @ L100nm)


NEMS Memory: Conclusion

- We have performed numerical simulation of NEMS memory devices featuring mechanical bi-stability as a memory node.
- Memory performances enhance with decreasing suspended floating gate length L from 1000nm to 100nm, where switching voltage of 2.5V, switching speed of 15ns, and switching energy of 0.2fJ are projected.
- However, at 50nm, memory window collapses in this device structure. Although not suitable for ultra large scale integration, the fast and ultra low power NEMS memory, which does not require current flow for switching, may find suitable application in mobile terminals.
- Alternative structure, e.g., CNT, may extend scalability.


NEMSET: a suspended QD free from substrate



SiNB with a single QD cavity




- Reduced self-capacitance
- Acoustically isolated from substrate






Coulomb oscillation observable at $T > 100$ K
Unintentionally formed dot(s) included


NEMSET : suspended double QDs (SDQDs)



Charge qubits in an acoustically controlled environment





Signature of strongly-coupled SDQDs





Bias triangle for a suspended DQDs

Bias triangle



- RT via excited states in QDs
- Phonon assisted tunnelling


Inelastic tunnelling via slab phonons



*Fundamental processes
in which single electrons
lose energy in scaled Si
NEM structures*


Electron transport in the Si multiple quantum dots

- Electrostatic and tunnel coupling
- Interplay between the orbit, valley and spin degree of freedom





Silicon multiple quantum dot array device

Device Fabrication Process




SOI: 40nm, BOX (SiO_2): 200nm
Doping: P ($\sim 1 \times 10^{19} \text{ cm}^{-3}$)

EB Lithography



Thermal Oxidation (1000°C)
(Followed by Al bonding pad)

SEM Image of 4 QDs System





Scanning microscope image of the device

Charge stability diagram

$I_{T1} \sim I_{T4} - (V_{G1}, V_{G4})$ characteristics ($V_{T1} \sim V_{T3} = -6$ mV, $V_{T4} = 0$ mV)

Special gate voltage region




Following discussion supports
the validity of actual formed QDs

First observation for electron transport through Si triple quantum dots (TQDs)

Additional small QD

Additional small QD





Mechanism: PADOX (Pattern-Dependent Oxidation)

- Compressive stress due to oxidation
- Quantum-mechanical size effect





Formation of small QDs



H. Horiguchi *et al.* Jpn. J. Appl. Phys. **40**(1A/B), pp. L29-L32, 2001.


Equivalent circuit model




Equivalent circuit simulation

Experiment vs equivalent circuit simulation

$I_{T1} \sim I_{T4}$ vs V_{G1}, V_{G4} characteristics ($V_{T1} \sim V_{T3} = -6$ mV, $V_{T4} = 0$ mV)




Experimental data



Equivalent circuit simulation



Forms the additional small QD

Shunri Oda



Electron transport through TQDs

Simulated stable electron numbers in TQDs



TQDs charge stability diagram

Charging lines:
Electron configuration changes

Two charging lines meet

Charge triple points
(2nd order tunneling in TQDs)

Two charge triple points meet

Charge quadruple points
(Sequential tunneling in TQDs)

★ Resonant tunneling




QNRC
Quantum Nanoelectronics
Research Center



TOKYO TECH
Pursuing Excellence

TOKYO INSTITUTE OF TECHNOLOGY


Higher order electron tunneling



- 3rd order tunneling process $I^{(3)}$
- Two successive 2nd order tunneling $I^{(2 \times 2)}$



QCA cotunneling process



$(0,1,0) \leftrightarrow (1,0,1)$
Two electrons move simultaneously
 \Rightarrow QCA process


D. Schroer *et al.* Phys. Rev. B **76**(7), 075306 (2007).




Investigation of a Pauli spin blockade in controlled pure Si DQDs and its leakage current

Lithographically-defined Si DQDs

- The DQD is defined by 3 tunnel barriers at 3 constricted regions due to the quantum size effects
- There are five side gates to control the potentials of the DQD and the inter-dot tunnel coupling
- Poly-Si top gate induces carriers in Si layer




Device Fabrication Process



- **Initial wafer: Si on insulator (~60 nm)**
Control of the thickness by thermal oxidation
- **Patterning of a DQD and side gates**
Electron beam lithography followed by reactive ion etching with Cl_2 gas
- **Formation of gate oxides**
Thermal oxidation (30 min at 1000 °C) and LPCVD (thickness: $\sim 35 + 90 = 125$ nm)
- **Formation of poly-Si top gate**
LPCVD (thickness: ~ 200 nm, $P: \sim 10^{20} \text{ cm}^{-3}$)
Photo lithography, Plasma etching
- **Formation of source (S) and drain (D)**
Ion implantation ($P: \sim 10^{19} \text{ cm}^{-3}$)
Bonding pads(Al) fabricated by Photo lithography and EB evaporator


Device Fabrication Process

DQD region



- **Initial wafer: Si on insulator (~60 nm)**
Control of the thickness by thermal oxidation
- **Patterning of a DQD and side gates**
Electron beam lithography followed by reactive ion etching with Cl_2 gas
- **Formation of gate oxides**
Thermal oxidation (30 min at 1000 °C) and LPCVD (thickness: $\sim 35 + 90 = 125$ nm)
- **Formation of poly-Si top gate**
LPCVD (thickness: ~ 200 nm, P: $\sim 10^{20} \text{ cm}^{-3}$)
Photo lithography, Plasma etching
- **Formation of source (S) and drain (D)**
Ion implantation (P: $\sim 10^{19} \text{ cm}^{-3}$)
Bonding pads(Al) fabricated by Photo lithography and EB evaporator


Device Fabrication Process



(Actual thickness of the gate oxide is thinner than that in the schematic image.)


- **Initial wafer: Si on insulator (~60 nm)**
Control of the thickness by thermal oxidation
- **Patterning of a DQD and side gates**
Electron beam lithography followed by reactive ion etching with Cl_2 gas
- **Formation of gate oxides**
Thermal oxidation (30 min at 1000 °C) and LPCVD (thickness: $\sim 35 + 90 = 125 \text{ nm}$)
- **Formation of poly-Si top gate**
LPCVD (thickness: $\sim 200 \text{ nm}$, P: $\sim 10^{20} \text{ cm}^{-3}$)
Photo lithography, Plasma etching
- **Formation of source (S) and drain (D)**
Ion implantation (P: $\sim 10^{19} \text{ cm}^{-3}$)
Bonding pads(Al) fabricated by Photo lithography and EB evaporator

Device Fabrication Process




- **Initial wafer: Si on insulator (~60 nm)**
Control of the thickness by thermal oxidation
- **Patterning of a DQD and side gates**
Electron beam lithography followed by reactive ion etching with Cl_2 gas
- **Formation of gate oxides**
Thermal oxidation (30 min at 1000 °C) and LPCVD (thickness: $\sim 35 + 90 = 125$ nm)
- **Formation of poly-Si top gate**
LPCVD (thickness: ~ 200 nm, $P: \sim 10^{20} \text{ cm}^{-3}$)
Photo lithography, Plasma etching
- **Formation of source (S) and drain (D)**
Ion implantation ($P: \sim 10^{19} \text{ cm}^{-3}$)
Bonding pads(Al) fabricated by Photo lithography and EB evaporator

Device Fabrication Process




- **Initial wafer: Si on insulator (~60 nm)**
Control of the thickness by thermal oxidation
- **Patterning of a DQD and side gates**
Electron beam lithography followed by reactive ion etching with Cl_2 gas
- **Formation of gate oxides**
Thermal oxidation (30 min at 1000 °C) and LPCVD (thickness: $\sim 35 + 90 = 125$ nm)
- **Formation of poly-Si top gate**
LPCVD (thickness: ~ 200 nm, P: $\sim 10^{20} \text{ cm}^{-3}$)
Photo lithography, Plasma etching
- **Formation of source (S) and drain (D)**
Ion implantation (P: $\sim 10^{19} \text{ cm}^{-3}$)
Bonding pads(Al) fabricated by Photo lithography and EB evaporator

Device Fabrication Process



- **Initial wafer: Si on insulator (~60 nm)**
Control of the thickness by thermal oxidation
- **Patterning of a DQD and side gates**
Electron beam lithography followed by reactive ion etching with Cl_2 gas
- **Formation of gate oxides**
Thermal oxidation (30 min at 1000 °C) and LPCVD (thickness: $\sim 35 + 90 = 125$ nm)
- **Formation of poly-Si top gate**
LPCVD (thickness: ~ 200 nm, P: $\sim 10^{20} \text{ cm}^{-3}$)
Photo lithography, Plasma etching
- **Formation of source (S) and drain (D)**
Ion implantation (P: $\sim 10^{19} \text{ cm}^{-3}$)
Bonding pads(Al) fabricated by Photo lithography and EB evaporator

Fabrication results



SEM image of the Si DQD

Top gate (TG)

Induce carriers to the Si DQD with constant positive voltages

Side gates L & R

Modulate the electrochemical potentials of the left & right QDs


Side gate C

Tune the tunnel coupling between left & right QDs

Measurement setup (Marcus group in Harvard University)

- ^3He refrigerator with a base temperature of 250 mK
- DC measurements with voltage sources, DACs, current preamplifiers, and digital multimeters

Charge stability diagram




Honeycomb diagram of a Si DQD coupled in series

	Charging energy E_C	Quantum level spacing ΔE
QD_L	10.7 (meV)	310 (μ eV)
QD_R	11.0 (meV)	260 (μ eV)

(ΔE was estimated from resonant tunnel peaks of one of triple points)




$$\Delta E = \frac{\hbar^2}{2m^* xy}$$

(m^* : effective mass) 

→ $250 \sim 380$ μ eV (10 nm size differences)

QD is formed between the two constrictions


Pauli spin blockade (PSB)





One of triple points of the Si DQDs ($V_{TG} = 970 \text{ mV}$, and $V_C = -1.76 \text{ V}$)
 $(1, 1) \Leftrightarrow (2, 0)$

Current rectification only at negative bias
PSB in the controlled Si DQD

Although Si has multivalley, a theory have shown that the PSB occurs



Integration of QD and charge sensor SET




- SET charge sensor is useful for detection of a few electrons in quantum dots.

Observation of a single electron state



P-2
P-5
P-9
P-10
P-11
P-12

4.2 K

➤ QD current (I_D)



➤ SET conductance



$V_D = 1 \text{ mV}$, $V_{TG} = 3.8 \text{ V}$,
 $V_{DSET} = 5 \text{ mV}$

K. Horibe (EP2DS 2011)

Conclusion

- **Integrated NeoSilicon**

- high-on/off transistors, photovoltaic

- **NEMS Memory**

- ultralow-power, very long retention time

- **Nano-bridge Transistors**

- nano-phonon, emerging research field

- **Coupled Quantum Dots**

- Pauli spin blockade

